

A Vector Type Accelerator for High Performance Computing

Research Group on **CAE Computer**

Masahiro Fukuda, Moriyuki Takamura, Yoshinari Fukui

&


Graduate School of Information Sciences, Hiroshima City University

Soseki Aniya and Toshiaki Kitamura

Hiroshima City University


We propose New CAE Environment:

- User friendly and easy-to-use packages.
- Add-on hardware Accelerators or tailored Servers for these packages.
- No hassle optimization required not only Users but also Package vender.



We are developing a vector type accelerator


PS(Processing System)




- Using Xilinx Zynq SoC.
- Overlapping data transfer with VP processing.
- Hiding the data transfer time.



PL(Programable Logic)



- Local Memory
- High speed access (BRAM)
- Many Banks for data transfer scheduling
- VP only accesses a local memory.



Future System Overview:

